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I. Project Objectives
Goal: To develop reliable, in-house solutions to the processing
challenges associated with GaN materials. In particular:
• To develop a coating procedure for OiR-620 photoresist on
GaN.
• To develop a GaN etch recipe on the LAM4600 reactive ion
etcher.
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VII. LOR-5A Coating Procedure
LOR-5A resist would not adhere to the GaN pieces. An O2
plasma surface treatment was also performed to help clean the
surface, as well as a Remover PG clean. The addition of an HMDS
prime and an extended, hotter pre-bake significantly improved
the adhesion of the LOR5A to the GaN substrate. Contact
windows were defined. An alignment offset of +/-10µm in both
the x and y directions was allowable to make processing on
pieces easier.
II. Motivation
VI. LAM4600 Etch Results
For decades silicon has been the semiconductor of choice
used in the manufacturing of integrated transistors. As the
scaling of Si-based devices begins to near its physical limit
alternative materials with superior electrical performance need
to be considered if the development of new and improved
transistors is to be maintained for future device generations. To
this end, there has recently been an increased effort in the
development of production-ready III-V compound
semiconductors.
GaN is one such semiconductor that is an appealing
alternative to Si. GaN has higher bulk mobility than Si, higher on-
currents and lower-off currents, and has better thermal stability,
making it a great choice for high power FETs and high frequency
applications.
This project was originally centered around the
fabrication of low resistance Ohmic contact to n-GaN and AlGaN
materials, but due to setbacks became focused on the
development of new processing solutions.
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Transfer Length Method (TLM) structures were to be used to
characterize the contact resistance of different metal stacks. The
process outline of their fabrication can be seen below in Fig 1.
The mesa etch was performed on the SMFL’s LAM4600 Reactive
Ion Etcher. This was the first time GaN was etched using this tool,





Samples were acquired from Texas Instruments (TI), Veeco, and
RIT alumnus Brian Romanczyk.
Fig. 2. Texas Instruments provided 6” GaN-on-Si Wafer.
The majority of the subsequent processing occurred on the
cleaved pieces of the 6” GaN-on-Si wafer provided by TI.
BCl3, Cl2, CHCl3, and Ar were used to produce a stable, uniform
reactive ion etch of the GaN material. Low power was used so as
to not burn the photoresist onto the wafer, and profilometry was
used to verify the etch rate and mesa depth resulting from the
etch.
The low etch rate required that the mesa structures remain fairly
shallow at just 100-110nm. The etch was fairly uniform across
the 2cm2 GaN pieces, and was also very anisotropic.
Etch Recipe Etch Results
Pressure (mTorr) 100 GaN Etch Rate (Å/s) 3.12
RF Top (W) 0 Photoresist Etch Rate (Å/s) 7.65
RF Bottom (W) 125 GaN / PR Selectivity 1 / 2.45
Gap (cm) 3
O2 flow (sccm) 0
N2 flow (sccm) 0
BCl3 flow (sccm) 25
Cl2 flow (sccm) 30
Ar flow (sccm) 20
CHCl3 flow (sccm) 8
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Fig 5. LOR-5A Coating 
procedure and contact window 
lithography results.
o GaN samples were acquired from TI, Veeco, and an RIT alumnus.
o A successful etch recipe was developed for the etching of GaN on RIT’s
LAM4600 RIE tool.
o Coating procedures were developed for the application of LOR-5A liftoff
resist and OiR620 positive photoresist on GaN substrates.
o The procedures developed during this project will assist future GaN-
focused projects in the SMFL, which will allow for the development of
new and exciting opto-electronic and power-electronic devices.
o The original project objective was partially met: a contact to n-GaN
was fabricated, it was just never optimized for low resistance.
V. OiR-620 Coating Procedure
OiR-620 was coated onto GaN pieces. The optimal coating
procedure was determined iteratively and was found to be:
Fig 3. OiR-620 on 
a GaN piece, 
mesas patterned.
Puddle Coat,
Step 1: 1500 RPM, 1s
Step 2: 3500 RPM, 40s
Step 3: Ramp down, 10s
99% of die were usable, and resist coated 
uniformly over the piece.
Fig 4. LAM46000 RIE etch 
results and an image of 
mesas in a GaN piece.
